# ABSTRACT

A graphics processing chip which includes parallel texturing pipelines, with task allocation units which can bypass inoperative ones of said pipelines. Chips which have some but not all pipelines

5    operative can still have full functionality, although performance is reduced.